Difference between revisions of "Mcontr"
From ElphelWiki
(No difference)
|
Revision as of 01:24, 11 August 2008
Description
FPGA module that controls reads and writes between FPGA and DDR SDRAM (boards 10353 & 10359).
TODO
- bank interleaving
- run-time programmable SDRAM sequencing
