Mcontr
Description
FPGA module that controls reads and writes between FPGA and DDR SDRAM (boards 10353 & 10359).
TODO
- bank interleaving
- run-time programmable SDRAM sequencing
FPGA module that controls reads and writes between FPGA and DDR SDRAM (boards 10353 & 10359).