10359 FPGA Simulation: Difference between revisions
Jump to navigation
Jump to search
Okdzhimiev (talk | contribs) No edit summary |
Okdzhimiev (talk | contribs) No edit summary |
||
| Line 2: | Line 2: | ||
==Verification== | ==Verification== | ||
1. | 1. Channel 3 simulation: | ||
* DDR initialization through i2c - done | * DDR initialization through i2c - done. | ||
* write to DDR - done | * write to DDR - done. | ||
* read from DDR - done | * read from DDR - done. | ||
==Board tests== | ==Board tests== | ||
1. | 1. Check BRAM read/write. | ||
2. | 2. Check DDR read/write. | ||
Revision as of 00:57, 14 February 2008
The main page for the board is 10359.
Verification
1. Channel 3 simulation:
- DDR initialization through i2c - done.
- write to DDR - done.
- read from DDR - done.
Board tests
1. Check BRAM read/write. 2. Check DDR read/write.